



International Journal of Modelling and Simulation

ISSN: 0228-6203 (Print) 1925-7082 (Online) Journal homepage: https://www.tandfonline.com/loi/tjms20

Experiences with Devs Modelling and Simulation

G. Wainer, A. Barylko & J. Beyoglonián

To cite this article: G. Wainer, A. Barylko & J. Beyoglonián (2001) Experiences with Devs Modelling and Simulation, International Journal of Modelling and Simulation, 21:2, 138-147, DOI: 10.1080/02286203.2001.11442196

To link to this article: https://doi.org/10.1080/02286203.2001.11442196



Published online: 15 Jul 2015.



Submit your article to this journal 🔄

Article views: 7



View related articles 🖾

EXPERIENCES WITH DEVS MODELLING AND SIMULATION

G. Wainer, A. Barylko, and J. Beyogloman

Abstract

This paper presents the totality obtained with a tool used to model and similate discrete event systems, based of Discrete Event systems. Specification (GEVS) formalism. Its main features are measured any its use shown through optication eacorples. The use of this formal approach allowed development of value and exists (for the simulations A simulated precessor was built to study the different levels of a computer system. The goal was to help the full contractions on of the computer behaviour used in Graphics englished courses. The contraction of the students understand these everyles systems and allowed them to make empirical comparisons and performance studies for relucational purposes.

Key Words

Discrete over a simulation, modeling methodologies, simulation racis, computer against organization, computer system levels

1. Introduction

In recent years, new modelling paradigms allowed the simulation of complex dynamic systems to improve. The use of a formal modelling paradigm allows improvement in the development of executable models by validating their hebaviour against that of the real system.

Several efforts have forused on the specifications of Discrete Event Dynamic Systems (DEDS) (e.g., production plants, computer networks. Very Large Scale Integration (VLSI) circuits, etc.). These real systems have special leatures that make their modelling different from those with matinonus variables. DEDS trajectories are pierowise constant and event driven, hence the modelling formalisms should use continuous time and discrete variables. Contanious time allows accurate timing representation. Smproving the precision of conceptual models, and reducing the processing requirements. Higher timing precision car-

¹ Systems and Computer Engineering Dept., Carleton Lowersty, 1956 Maskataan Holg., 1925 Colonel By Drive, Ostawa ON NIN 5366 Consting e mail: gwaner@steering.com.us

** Departamento de Computación, bacultad de Conerse Franțas, y Naturales, Universidad de Dectos Airos (1928) Pabellin 1 Ciudad Universitaria, Binom-Airos Argentina: e mail (abarylko (bevaglo) Valencio a:

Recommended by Dr. Pret Nedoma

(wapen ma. 1998-119,

be obtained without using small discrete time segments (which increase the number of simulation cycles).

Decomposition mechanisms should be provided to refluct the characteristics of the phenomena to be modelled (usually of a hierarchical nature). System dynamics should be copured, supplying facilities to translate the formal specifications into executable models. In [1], a modelling formalism for DEDS with these goals was proposed. It is a continuous time formalism known as DEVS that allows modular descriptions of models that ran be integrated using a hierarchical approach.

This work analyzes the characteristics of a general application tool used to build and simulate DEVS models. The main goal is to show the application of the formal approach. The article is organized as follows. Section 2 recalls the main features of the DEVS formalism. Section 3 presents the main characteristics of the tool. Use of the tool is then presented using several examples. Finally, Section 6 presents the design of a simulated computer for educational purposes.

2. DEVS Formalism

A real system modelleri, using the DEVS paradigm, can be described as being composed of several submodels. Each model can either be behavioural (atomic) or structural (coupled). Each basic model consists of a time base, in jurts, states, outputs, and functions used to compute the next states and outputs. As the formalism is closed under closure, coupled models can be integrated into a model hi erarrhy. The use of this hierarchical modelling strategy allows rouse of created and tested models, echaening security of the simulations, reslucing testing time, and improving preductivity.

2.1 Atomic Models

A DEVS atomic model can be formally described as:

$$M = \langle I, X, S, Y, \delta_{out}, \delta_{test}, \lambda, D \rangle$$

where:

I is the model's interface X is the upper events set

S is the state set

Y is the output events set δ_{err} is the internal transition function δ_{err} is the external transition function λ is the output function D is the chapsed time function

Each model is seen as having an interface consisting of input and output puris used to communicate with other models. The input external events (events received from other models) are received in input parts and the model specification should define the behaviour of the external transition function under such inputs. The interval transition function is activated after consumption of the clapsed time, with the goal of producing interval state changes. The desired results are spread through the output ports and sent by the output function, which executes before the interval transition.

2.2 Coupled Models

A basic model can be integrated with other DEVS basic models to build a structural model (see Fig. 1). These models are called coupled, and formally defined as:

$$CM = \langle I, X, Y, D, \{M_i\}, \{I_i\}, \{Z_{ij}\}, \text{select} > 1$$

where:

- I is the model's interface
- X is the set of input events.
- Y is the set of output events
- t) is an index for the components of the coupled model.
- $\forall i \in D, M_i$ is a basic DEVS model (to at is, an atomic or coupled model), defined by:

 $M_i = \langle I_i, X_i, S_i, Y_i, \delta_{intrib} \delta_{oxtiv} t a_i \rangle$

 I_i is the set of influences of model *i* (that is, the models that can be influenced by outputs of model *i*), and $V_i \in J_i$, Z_{ij} is the *i* to *j* translation function.

Finally, select is the tie-brocking selector.

The basic idea is that, each coupled model consists of a set of basic models (atomic or coupled), connected through the input/output ports. The informates of the coxiel will determine which putput, values, should be sent



Figure 1: Coupling of DEVS models (A1, A3, A4: atomic models).

models. The translation function is in charge of translating, outputs of a model into inputs for the other models. To do this, an index of influencers is created for each model (I_i) . This index defines that the outputs of model M_i are connected to inputs in model M_j , where j is an element of I_i . Finally, if several models are activated simultaneously, the select function defines which models must be executed first.

2.3 Simulation Mechanism

One main advantage of the DEVS paradigm is that the models take he specified undependently of the simulation encohamsed. [1] also suggested an abstract somilation mechanism, that will be briefly introduced in this sections as the tool presented here is based on it.

The simulation process begins by initializing all of the component models. The state of each basic model is defined and the next internal transition for each is then computed. The abstract simulator analyzes the external events and scheduled internal transitions and chooses the first model to be activated (ralked the communications). In the simulated time t_i each component M_i has a state s_i and chapsed time t_i each component M_i has a state s_i and chapsed time t_i . The next event in the system will be the lower-scheduled time one. If there is more than one component with that time, the select function will be used to choose the invariant model

Once chosen, the imminent model is then activated If a basic model excises an external event $x \in X$, the model exercises the external transition function δ_{xxy} . Consequently, the next internal event (that is, those produced by the consumption of time in the model) is re-structured. When the time for an internal event arrives, the momental model executes its internal transition function. The first step is to execute the output function λ and generate an output event $y \in Y$. Each output is sent to the influences as a translated input, using the X_{ij} translation function. The internal transition function δ_{int} then executes, resuling in a state change and scheduling of a new internal transtion. The behaviour of internal and external transition functions depends on the model's behaviour

3. GAD

CAD is a roal for General Application DEVS modelling and simulation. It was built to implement the theoretical concepts specified in the previous section '2. Atomic models can be programmed and incorporated into a basic class heraichy, programmed in C+-. A specification language allows definition of the model's coupling, including initial values and external events. In this section, the main features of the tool will briefly or described.

As stated, GAD is based on the DUVS formalism and provides an environment for building discrete event models. The systemic architecture was built using the abstract simulator concepts described in (3), as seen in Fig. 2.



Figure 2: Basic class hierarchy.

There are two basic classes: Models and Processors. The Models class is deviced in defining conceptual models and the Processors class to implementing the simulation mechanism. Different simulation processors are used: Simulators. Geordenators, and Root-Coordinators related with different models: Simulators are associated with Atomic models and Geordinators with Complete models.

Model loss instance variables processor (in identity its associated processor), parent (linked to the complet mode) containing this model), and important outport (to specify model interaction). The Atomic class is used to represent the atomic basic models. The methods int-transful ext transful susputful and taxas advancefu represent the internal transition, external transition, output, and time advancement functions, respectively. The functions must be overloaded by the programmer in order to define the dosited belowing, depending on the system to be modelled. Coupled-Model implements the hierarchical constitutions defined by the modelling formalism. A coupled model is defined by specifying its components (children) and the coupling relationships. The coupling is specified by the mentions and influences instance variables, which allows definition of the Z_{e_1} function.

The Processors are limit to execute the abstract shine lation procedures explained earlier. Simulators and Coordimeters are built to manage atomic and coupled models. The Root-Coordinator drives the simulation in its global aspects. It keeps the global time and it is in charge of the simulation's start and finish. It also collects the notput results. It is related with the highest-level coupled model and its corresponding coordinator.

The coupling relationship is recorded in the instance variables deta-component and processor of the Processor and Model, respectively. The parent variable indicates the parent processor in the simulators' hierarchy. The times of the lost event and the event are recorded in used to ulertify the imminent children and verify correctness in the message's simulated times.



Figure 3. Models/ Processors relationship.

The simulation process is carried out by data transfers, through message passing. The messages include information related to the message's origin, time of the related event, and a content, consisting of a port and a value. There are four messages: \ast (used to signal a state change, due to an internal event). X (used when an external event arrives), Y (the model's output), and done (inducating a model has finished with its task). The simulation advances through message passing between the *Processors*. When the imminent model is selected, a \ast -message is sent to its simulator passing through the middle lovel coordinators. When an external message arrives, an X message is corsumed and the external transition function executed. The submitators return done-messages and Y-messages that are converted to new \ast -messages and X-messages, resperively.

The Message Adm close in Fig. 1 is devoted to receiving the message invocation between modules and manage their communication. Message is the base close used to define the message's interchange. Each message carries data of the model generating the value and its event time.



Figure 4. Messages' class hierarchy.

The *ModelAdm* class manages the created cooleds. Its main functions are:

- Creation of new models: creates an instance of a model and assigns it a unique identifier. This is the only class that can create new models and
- association of identifiers with models: all existing models are included in a list, which is kept by the model manager.

The modeller must define the model's specification (and coupling), external input events, and finish time of the simulation. The model is specified using a language developed for that purpose. The SimLonder class is in charge of these functions providing an interface to load the simulator configuration. There are two possible procedures used to start the simulation. The first one uses the StandAloneLoader class, responsible for loading the parameters by using the shell's command line. The NetworkLonder class is teaponsible for getting the same parameters, using TCP/IP services. In this way, the simulator cun be executed as a simulation server and the parameters headed remotely, getting the tranhs in a remote fashion.

Finally, the Simulator class is responsible for creation of the model tree and establishing links between ports, using the specification. To do so, the *IntFile* class is used to purse the model's specification. The root coordinator is in charge of the model's loading. Once the model hierarchy is built, the simulation can begin. To do so, external events are added, an event list is created, and stop time initialized.

4. Model Definition Using CAD

As stated in the previous section, the atomic models and their coupling mast be specified. The completionadels are defined using a specification language, which is developed for that purpose. The description for each model includes the input/output ports and the coupling with other models. Instead, atomic models must be incorporated in the rines hierarrhy as subclasses of the *Atomic Model* class. The following sections will explain how an incorporate the atomic and coupled models to be simulated.

4.1 Atomic Models

A new stornic model is generated by designing a new these, derived from the Atomic class. First, the model must be registered using the MatuSatealoluminigasterNewAtomics() method. Then the following methods should be overloaded:

- mathematican. This method is invoked at the beginning of the simulation. It allows definition of initial values and execution of the initial functions for the model. When this method is executed, the value of signal (next scheduled event) is set to infinite and the model phase to passive.
- externalFunction: This method is invoked when an external event arrives from an input purt.
- internalFunction: This method is invoked when the value of signa is zero, since an internal event has occurred
- output/innetwor: This method executes before the internal function, allowing outputs for the model to be provided.

These methods have been boilt by following the formal specifications of DEVS models, defined in Section 2.1. In addition, several primitives have been defined, allowing interaction with the abstract simulator:

- holdIn(state, time): It is used to define that moviel as remaining in state during time. When this time is consumed (sigma = 0), the model executes an internal transition. This function is used to implement the D (Effetime) function of the DEVS formal specification.
- passivate() The model entrys in passive movie and will be resultivated by an external event.
- sendOutput(time, port, value): It sends an output message chrough the given port.
- state(): If returns the present model phase.
- getParameter(modelName, parameterName) It allows acress to the model state variables.

4.2 Coupled Models

Coupled models are defined using a specification language, specially defined for this purpose. This specification language also follows the formal definitions for DEVS coupled models. Therefore each of the components defined in Section 2.2, are included. Each roupled model is composed using a set of definitions. Optionally, configuration values for the atomic models may be included. Each set indicates the name of the model and its attributes. The [top] model defines the coupled model at the top level

Four properties must be configured: components (using the clause "components"), output ports (clause "cont"), input ports (clause "in") and links between models (clause "link"). The syntax is the following:

- Components: It describes the models compasing the coupled model. The syname is model_name@nlass name. The name of the model is needed because we can use more than one instance of the same model. The class's name can be an enformed wither atomic or coupled models. The last uses should be defined in the same configuration file as a new group. The order used when the models are set defines the priority for the select function (that is, the execution order under signal another sound another select).
- Out 11 defines the names of output ports.
- It draines the names of isput ports.
- Link: It describes the internal and external coupling schema. The syntax is source_port/Smoduli destination_port/Smodel/. The name of the model is optional herause if not indicated, the rampled model being defined will be used.

5. Experimental Framework for Single Processor Execution

The tool was tested by building several models, including examples of computer Local Area Networks (LANs), Personal Communication Systems (PCS), routing in Wide Area Networks (WANs), plane flow in an airport, etc. This section shows implementation of the simplest models. We do not provide an exhaustive analysis of the problem because we intend to show the use of the main features and applications of the tool.

Let us rousider the modelling and simulation of a computer processor. The environment to be modelled includes a group of users providing tasks to be excented, a task scheduler with a certain scheduling policy and a processor [3]. When a new task arrives, the task scheduler faces a deity before beginning its processing. When the task starts, it executes during a fixed amount of time. The scheduler is non-preemptive (the tasks execute without being interrupted) with a first-in-brst-out (FIFO) scheduling pulsey.

5.1 Model Definition

In this case, the model is composed of four stomic models, each representing a different function of the processing

environment. The first one (called Generator) provides an experimental framework to generate new tasks. The second model (Queue) simulars the FIFO task scheduler. The third one (Processor) models the processor executing the system tasks. Finally, the Transducer model records the metrics generated by the simulation

The behaviour of each atomic model is the following:

- Generator: It generates new tasks, transmitted through an output part. The output value represents a task identifier (unique during the smallation process). The period used to create a new process is generated using random numbers with probability distributions shown during the configuration process.
- Processor: This model simulates the tasks' execution. A new task is received through an input port and the processor remains busy until processing is finished. Then it sends the process identifies through an intput port. The processing time is generated using random numbers with exponential distribution.
- Queue: This queue receives new tasks and stores them while the processor is busy. The queue was implemented using a non-preventive PIPO policy.
- Transducer: This model records meture and computes statistics of the simulation. Two measures are innsidered, throughput (lasks exercited per time unit) and CPU usage (average of tasks waiting in the ready queue).

The functionality of each of these models is coded in the tool using the definitions provided in the previous section. As stated earlier, these functions follow the formal specification for DEVS. For instance, the Queue model can be formally described as:

Queue
$$= < X, S, Y, \delta_{105}, \delta_{ext}, \lambda, D > 1$$

where

 $X \in \mathbb{N} \cup \{stop\} \cup \{dune\}$

- $S \in \{ preparationTime, timeLeft \in \mathbf{R} + \} \cup \{ elements \in \{\mathbf{N}\}_{s} \}$
- YEN

These sets and the transition functions are described, as explained in the previous section, in the Fig. 5

After each model is defined as was outlined in Section 5.1, the models are these recepted to form a multicomponent model. This is shown in Fig. 6.

The Generator output is connected to the rearly quote (to record the new task) and the Transducer (to record the length of each process). The task is kept for at least a preparation time. This time is deal to represent the overhead of the task schräuter. Next, its identifier is sent through the out port and is recorded by the Processor model to be executed. Once a task has finished, the Processor outputs its number through the outport, which will be sent to the Queue and the Transducer. The Transducer records information about the processes and sends the results, using the output purts *Throughput* and *Cpunsage*. For instance, the top model in this hierarchy is formally des-

```
Place Queue : public Accric |
published
    COMORT:
pronerried:
    Node) Shine (Monod Eduction
    Model KesternalFunctions Const ExternalMomsagn & i;
    vodel Citterry(Putation) Lengt InternalMetsage & :,
vodel Soutpur Forst corr Lengt InternalMetsage & ...
orivate.
    const Fort Art. Second, Advance
    Sore Acuty
    sume preparationTime. Some Ladit,
    Cistocalcos elevente :
!
Writel ACHENER LEXTLORALFUNCTION FORSE EXCERIMINERADE AND A 1 - 2
                                                                  . / A oww you lust arenveri
    it megaportial an art :
        evenence pueb backs may values it.
                                                                    ye Add of the the offene
                                                                    to the group was explicit
        the elemence elected
                                   · . :
           enterspheriters estive, proparationTime . // Then, the first jub suct be prepared
    .1. and post : is done ' '
elements pop from' ';
                                                                    17 A 156 Bar Circistori
                                                          // Telete is from the gueve
            " elements etpry: // / Take the device a prepared in the dubuy
" Club shold() and ye prepared contract of Tots (of the an prepared to conclutor
        121
                                                                    by stop the transmission. Miller overfice
    if additional accordence & neg online if a propriod control of the
if (discussion) accordence & neg online if a propriod was accordence
inconstant (neg control -there was control to the left
inconstant (the second control of the left); // case the second control of the left.
        ł

    Meant roate the geole

        - . 44
            en
17 (His-Volate): -- Cassive as 'meg value) (
19 - --- --- (Han anti-value): ---- /, Simulate (Hellige 161)
    request within .
Redel ageous coupurFattrener' const. ColorstalMesoade arog.
    : "Che seenchippe: tsg "ime : out, clemettuiteon: : :
    scture this: // Transmit Lix value of the first element to ton group
    secon *this:
Menel SylegesinteenalPunction() const (c.0-comaTK/seage S ( )

    ALX-Space (value)) :

    petrical Mosay
```

Figure 5. Debrition example: Quene model's bearler.



Figure 6. Model internonuertion.

cribed by:

$$CM = \langle X, Y, D, \{M_i\}, \{I_i\}, \{Z_{ij}\}, \text{select} >$$

where:

X (\$)

$$\begin{split} \mathbf{Y} &= \{\text{Throughput, CpuUsage / Throughput, CpuUsage \in \mathbf{R}+\} \\ &= D + \{\text{Transducer, Generator, Consumet}\} \\ &= I_{\text{Consumer}} = \{\text{Transducer, Consumet}\} \\ &= I_{\text{Consumer}} = \{\text{Transducer}\} \\ &= I_{\text{Transducer}} = \{\text{Self}\} \end{split}$$

[top]
components = transducersTransducer
components = genetator@Generator
components - Consumer
Cat = CPV-Drege
Out - Throughput
Link - outsomerator arrivedetransinger
Link - outdownstator indConsumer
Link - outeConsumer solvedetranshiner
Link - unwitransducer CDU-Deage
Link - thretrendoger Throughout
[Continuer]
components - Durael/Duene confictit
in - in
out - not
Link a in influence
and a canadaba car

Figure 7. Coupled Model's definition.



Figure 8. Simulation results

Fig. 7 shows the definition of this formal description using the coupling specification language of the tool.

5.2 Shoulation Results

Several tests were made by combining different probability distributions with different parameters. This procedure was done by simply changing a parameter in the coupled model specification. The main goal was to test the validity of the models and correct use of the tool. Fig. S(a) shows the results obtained, generating jubs every ten time units (average) and processing them in 30 time units (average) Consequently, the tasks are quened waiting for the processor (the growing curve) and the throughput is around two tasks per minute. Fig. S(h) shows the results obtained asing a generator with 30 sec. of activation and a processing time of ten time units. In this case, the throughput also tends to two tasks per minute, but most of the time, the processor is free because the works are consumed much faster than the generation of new tasks.

6. ALPHA-0: A Simulated Computer

The tool has been used to study the multiple levels of the organization of a computer. Theoretical study in this field usually gives students an incomplete and sometime erroneous view of how a computer system works. The lack of practical experience can make that the underlying complexity of the subsystems and their interaction may not be understand completely. The main problems are related to the existence of several abstraction levels (assembly hanguage, instruction set, microprogramming, and digital logic). The introduction of higher levels (programming languages, operating systems) makes the task even murcomplex.

At present, there are several simulators (for instance, 4.7.) devoted to analyzing architecture properties but most of them are devoted to the study of architecture performance. They allow for building of the main architecture blocks and defining their interaction, but nonare devoted to meeting educational purposes. Moreover, several are commercial applications unavailable for public domain or measure use in computer organization courses. As they are devoted to analyzing architectural properties, several levels needed to actudy computer organization (for instance, the digital logic level or assembly language level) are not supported. In addition, no thanges can be done (for instance, to implement logical gates level using the composing circuits).

Alpha-0 [8] is a simulated momputer, built for academic purposes. It allows one to understand the behaviour of a computer system from the architectural point of view. It also permits one to make performance analyses of the subsystems. Each of the system's levels are somulated individually. At present, an extension using the DEVS formalisen allowed to build components as atomic models could be coupled and rensed. They could be tested separately and lately, integrated to memplete construction of the computer. The following sections will explain the design of this computer.

6.1 Digital Logic Level

The lower level specified tonsidered each model as a basic circuit built using Digital Logic [9]. Complex circuits are built as a set of primitive components: the logical gates AND, NOT, OR, NOR and XOR (the last two were derived from the first ones). Using the basic logical gates, higher level circuits can be built as coupled models. The following are included:

 Comparator: It simulates a circuit comparing two inputs, determining which is different from the other. (including also inequality comparators).

- Multiplerar: Input lines are detected and one is choseq. This value is transmitted, ignoring the other values.
- Decoder It activates one output lite (there are 2" outputs) corresponding to a number composed by the input values (reinput lines).
- D-lapric These cirruits simulate the storage of information into the processor. The d-latch stores one bit and is driven by the poise of a clock.
- Shifter it shifts a set of fulls one bit to the left or to the right, filling the empty places with zeros.
- Adder: It adds two bits by considering a third input representing the narry bit. The result of the addition and propagation of the carry are returned.
- Register. It is built by connecting several d-latches.
- Org.bit ALU: The onit has only four one-bit operations: ADD, AND, OR and NOT: 0 was built using the decoder and adder units, showing the use of simple circuits used to build complex ones (see Fig. 10).

 N-bats ALU II was built by connecting several one-bit. ALUS: A row of one-bit ALUS should be connected, linking each carry-out with the next curry in.



Figure 10 One-bit AUU.

The size of the circuits are dynamic and a graphical interface allows one to see the circuits' basic schemes (the previous figures were generated using the library). The m



Figure 9. Modefled circuits (a) comparator (b) multiplexor (c) decoder (d) D latch (c) shifter (f) adder (g) register.



Figure 11. Structure of the simulated memoarchitecture.

terlace also shows the changes in the input lines' values, allowing one to study the detailed behaviour of each circuit

6.2 Microarchitecture Level

As a second step, the circuits are used to simulate the execution of a microprogrammed processor. The microarchilder list components are supposed to be connected by a single local bus. The Control Unit executes a micropregram for each instruction, using a language that allows defining input/output flow between the processor's components. Each component is defined as a coupled models using the Digital logic lovel, and when other models were needed, new atomic models were built. The structure of the microarchitecture is defined in Fig. 11.

It is supposed that the memory, processor, and input/output subsystems are connected by synchronic busies. The delays for each intercoperation were also specified, therefore, the total corrution time for each instruction can be computed. Each interconstruction can be traces, show ong the status of the local bus and registers, and the data path

A cache memory with 64 bytrs' cache was also simulated [10]. It has 32 words divided into eight blocks of eight bytes each. Several algorithms were tested, including Direct. Associative (FIFO, Least Frequently Used (LFU), Random and Least Recently Used (LRC)), and Set Associative Mappings. Various tests were executed, comparing execution time of the memorule operations using the original simulator and the ones with each memory. The results obtained can be seen Fig. 12.

The Instruction Level set is encapsulated into the Control Unit behaviour. The SPARC architecture was ritesen as a reference to build the model, silowing use of a HISC (Resideed Instruction Set Computer) platform in low cost processors. The complexity of this level was reduced by restraining the complexity of the processor (11).

7. Conclusion

This work introduced the main features of CAD, a tool for General Application DEVS modelling and semilation. The



Figure 12. Test results of caching with different polcies. DM Direct Mapping. AM: Associative, SAM: Set Associative.

tool was built using a formal modelling paradigm, improving the safety and development times of the simulations. The tool executes in a stand-alone mode or as a simulation server that one he executed remotely.

Several tosts were carried out, proving the usefulness of the tool. A data base of models can be created, enhancing the development process. The tool is being used for educational purposes and the models presented used to test multiprocessor configurations.

A complete set of models was used to simulate a simple computer. The resulting environment can be used in computer organization courses to analyse and understand the basic induction of the different levels of a computer system. Interaction between the levels can be studied and on experimental evaluation of the system can be done.

The tools are public diring in and can be obtained at "http://www.de.uba.ar/people/proyinv/celldevs" A tow modelling paradigm called Timed Cell DEVS, was also implemented. The formalism is based on the DEVS and Asynchronous Cellular Automata paradigms. The concepts of transport or inertial delays used in the circuit modelling domain have been combined, allowing simple specification of accurate timed models. The specifications have been defined for binary or three-state systems. The formalisms allow automatic definition of the spaces and coses verification of the models, allowing efficient and costcificative development of simulators.

Acknowledgements

This work is an extension of those previously presented at IASTED AMS'98. It was partially supported by USENIX foundation. ANPCYT Project 11-64460 and UBACYT Projects JW10 and TX-004

References

- [4] B. Zeigier, Theory of modeling and non-lation (New York, Wiley, 1978).
- [2] A. Barylke, J. Beyaploman, & G. Walman, GAD: A general application, DEVIS environment, Proc. (ASTED Applied Modething and Simulation, AMN 98, 1998).
- B. Zeigler, Object incontrol insuch two with historyhical modelar models (Aconsenie Price (1998))
- [4] M. Zagar & D. Basala, Multiconscission architecture design with ATLAS, IEED Disayn and Test of Computers, 19(3), 1997.

- [5] J. Edmosson, & M. Rodly, Performance simulation of an Alpha microprocessor, IEEE Computer 1998.
- [6] M. Etzsenblum, F. Bugman, S. Devan, M. S. Hersol, Using the SourOS machine simulator to study complex computer systems, ACM Trans. Modeling and Computer Streadation, 1997.
- K. Sharmugao, V. Freet, & W. Le Rue, A block-continued network simulator (BONeS). Sumplement, 1992.
- [42] G. Wanner, Alpha D. a simulated computer as a foul for Computer Digenzation contrast. *Phys. IASTED Applied Modelling* and Simulation AIAS 39, 1998.
- 9 A Fertari S Romann, Jr G Wainer, Jouptementation of a distell logic abrary. Internal Report Departments de Computación Universidad de Buenos Aires, 1998
- (10) R. Romann & G. Weiner, Implementation of a simulated cache memory for the Alpha-G processor, Internal Report Departamente de Computación, Universidad de Bachos Alms, 1998.
- [11] A. Tricovili & G. Wisnur, CRAPS, A simulator for the SPARU processor, Internal Report, Department of the Computation, Universidad de Buenos Acros, 1996.

Ringraphics

Amor G. Barylko received the M Sc. degree in 1998 from the Universidal de Horaca Area. Argentina, He is a Ph.D. candidate at the same university and a teaching assistant in the same department. He has published several articles in the field of discrete-events simulation and participated in a research project in the area. He has been a free-facto consolitant since 1990.

Jorge Regoglantian received the M.Sc. degree in 1998 from the Universaliad de Bacnos Aires. Argentina and he is a Ph.D. randidate at the same university. He has published several acticles in the field of discrete events simulation, and participated in a research project in this area. He has been a free-bance rescaltant since 1990.



Gabriel A. Wainer remined his Licentiate degree (M.Sc., 1993) and his Ph.D. degree (1995, with honours) from the Universidad de Buenos Airrs, Argentena, and DCAM/IESPIM, Universit d'Aix-Marsedle III, France, respectively life is an Assistant Professor at the SCE Dept., Carleton University (Ottawa, Canada). The was an Assistant Professor at the Computer Sciences Dept., of the

Universidad de Buenos Aires, Argentina, and has been a teaching and research assistant in that department since 1988, and a Visiting Research Scholar at the University of Arizona. Thesen, AZ. He has published more than 50 articles in the field of operating systems, real-time systems and discrete-event simulation including two books. He is a member of the Board of Directors of the Soriety for Computer Simulation International, and a number of a group on standarization of DEVS modelling tools. His eigned to standarization of DEVS modelling methodologies and tools, modelling and simulation of cellular models, parallel execution of models and real time simulaturs.